

CS & IT ENGINEERING



COMPUTER ORGANIZATION AND ARCHITECTURE

Instruction & Addressing Modes

Lecture No.- 06

By- Vishvadeep Gothi sir



Recap of Previous Lecture



Topic

Addressing Modes → doubt ??

Topic

PC Relative Mode

Topics to be Covered




Topic

Questions on Addressing Modes

#Q. An instruction is stored at Location 300 with its address field at location 301. The address field has the value 400. A processor register contains the number 150. Evaluate the effective address, if addressing mode is:

1. Direct $\Rightarrow 400$
2. Immediate $\Rightarrow 301$
3. Relative $\Rightarrow 302 + 400 = 702$
4. Register Indirect $\Rightarrow 150$



#Q. In case the code is position independent, the most suitable addressing mode is

A Direct mode

B Indirect mode

C ✓ Relative mode

D Indexed mode

#Q. The addressing mode that permits relocation, without any change whatsoever in the code, is

A Indirect addressing


C Indexed addressing

B ✓ Base register addressing

D ✓ PC relative addressing

- #Q. A relative branch mode type instruction is stored in memory at address 300. The branch is made to an address 450.
1. What should be the value of relative address field of the instruction? $\Rightarrow 149$
 2. Determine the value of PC before instruction fetch, after the fetch and after execution phase? $300, 301, 450$

$$\begin{aligned} \text{Target add.} &= 450 = \text{PC} + \text{offset} \\ 450 &= 301 + \text{offset} \\ \text{offset} &= 149 \end{aligned}$$



Ques) A PC-relative mode type branch instⁿ is stored in a byte addressable mem. Instⁿ length is 2 bytes and address part of instⁿ has value 160. It takes jump to an address 620. The address of the instruction in memory 458?

Solⁿ

$$\text{Target} = \text{PC} + \text{offset}$$

$$620 = \text{PC} + 160$$

$$\text{PC} = 460$$

$$\begin{aligned} \text{add. of current inst}^n &= 460 - 2 \\ &= \underline{\underline{458}} \text{ Ans.} \end{aligned}$$

$LW\ R1, 20(R2)$


#Q. Consider a hypothetical processor with an instruction of type $LW\ R1, 20(R2)$; which during execution reads a 32-bit word from memory and stores it in a 32-bit register $R1$. The effective address of the memory location is obtained by the addition of a constant 20 and the contents of register $R2$. Which of the following best reflects the addressing mode implemented by this instruction for operand in memory?

A ☒ Immediate Addressing

B ☒ Register Addressing

C ☒ Register indirect scaled addressing

D ☒ Base indexed addressing





Ans = 4

#Q. Consider a three-word machine instruction

ADD A[R0], @B

The first operand (destination) "A[R0]" uses indexed addressing mode with R0 as the index register. The second operand (Source) "@B" uses indirect addressing mode. A and B are memory addresses residing at the second and the third words, respectively. The first word of the instruction specifies the opcode, the index register designation and the source and destination addressing modes. During execution of ADD instruction, the two operands are added and stored in the destination (first operand).

The number of memory cycles needed during the execution cycle of the instruction is 4.



	operand 1	operand 2
Inst ⁿ decode	-	-
E.A. calculat ⁿ & operand fetch	1	2
Execution	-	-
write back	1	-
Total	4	

Ques) In prev. Questⁿ if mem. is word addressable.

No. of mem. cycles in instruction cycle 7?

Solⁿ

$$\begin{array}{ccc} 3 & + & 4 = 7 \\ \uparrow & & \uparrow \\ \text{Instⁿ fetch} & & \text{execution} \\ \text{cycle} & & \text{cycle} \end{array}$$

#Q. Consider a 6-words instruction, which is of the following type:

Opcode	Mode1	Mode2	Address1	Address2
--------	-------	-------	----------	----------

The first operand (destination) uses register indirect mode and second operand uses indirect mode. Assume each operand is of size 2 words, each address is of 2 words and main memory takes 50ns for 1 byte access. Further assume that the opcode denotes addition operation which copies result of addition of 2 operands. One word size is 4 bytes. Total time required in:

1. Fetch cycle of instruction
2. Execution cycle of instruction
3. Instruction cycle of instruction



2 mins Summary



Topic

Questions on Addressing Modes





Happy Learning

THANK - YOU

